Stage

Formal Investigation of Timing Anomalies and Memory Interference in Multicore WCET Analysis H/F

Posted by CEA • June 06, 2026

📍 Palaiseau, Île-de-France, France
Apply Now

Description

Position description

Category

Mathematics, information, scientific, software

Contract

Internship

Job title

Formal Investigation of Timing Anomalies and Memory Interference in Multicore WCET Analysis H/F

Subject

Critical automotive and avionics systems must guarantee that deadlines are always met, making timing analysis essential. Worst-Case Execution Time (WCET) analysis provides safe upper bounds on program execution but becomes challenging on multicore platforms due to timing anomalies and memory interferences from shared resources. This work studies how processor design and memory interference interact with these anomalies using formal hardware–software modeling, aiming to obtain provable timing guarantees and sound WCET methods.

Contract duration (months)

6

Job description

Critical ...

Ready to Seal the Deal?

Submit your application today and take the next step in your career with CEA.

Apply for this Job