Hybrid Digital Verification Engineer – Verilog, UVM

A fabless semiconductor company is seeking a Digital Verification Engineer in Toronto, Ontario. The ideal candidate will have strong digital design verification skills and experience in Verilog/SystemVerilog. Responsibilities include developing automated verification environments and ensuring high-quality silicon. This role includes comprehensive benefits, competitive compensation, and a hybrid work model, promoting work-life balance as well as professional growth.
#J-18808-Ljbffr