Senior Analog/Mixed-Signal Architect - PLLs & SERDES IP

A leading semiconductor firm in Burnaby seeks an experienced mixed-signal designer to join the Mixed Signal Development Group. You will define requirements for mixed-signal IPs, manage vendor collaborations, and support testing and debugging. Ideal candidates will possess at least 10 years of experience in mixed-signal CMOS circuit design and strong understanding of design processes. A competitive compensation package is offered, including salary, stock units, and health benefits.
#J-18808-Ljbffr