Full-time
Apply Now
Senior RTL/FPGA Design Eng - Verilog, Vivado, CDC (Contract)
Posted by LanceSoft, Inc. • June 05, 2026
Description
A leading semiconductor company is seeking an RTL/FPGA Design Engineer with over 15 years of experience. The ideal candidate should have a bachelor's degree in engineering or computer science and possess excellent skills in RTL design using Verilog and System Verilog. Key responsibilities include working with EDA tools and knowledge of networking standards. This contract position offers a pay range of CA$110.00/hr to CA$135.00/hr.
#J-18808-Ljbffr
#J-18808-Ljbffr
Ready to Seal the Deal?
Submit your application today and take the next step in your career with LanceSoft, Inc..
Apply for this Job